π Local Job Near You
Sr. Principal SI/PI Engineer
Cadence Design Systems, Inc.
π
San Jose, United States
Location
San Jose
Posted
June 13, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Sr. Principal SI/PI EngineerThis is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.Main Job Tasks and Responsibilities:β’ Work on test chip package design SI/PI optimization and verification.β’ Work on evaluation board design optimization for best SI/PI performance.β’ Provide extracted and measured channel models for chip designers in the R&D team.β’ Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.β’ Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.β’ Work on link performance simulations using S-parameter channel models and IBIS-A...
Sr. Principal SI/PI EngineerThis is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.Main Job Tasks and Responsibilities:β’ Work on test chip package design SI/PI optimization and verification.β’ Work on evaluation board design optimization for best SI/PI performance.β’ Provide extracted and measured channel models for chip designers in the R&D team.β’ Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.β’ Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.β’ Work on link performance simulations using S-parameter channel models and IBIS-A...