A leading technology firm in Singapore is seeking a skilled design verification engineer to be responsible for verifying digital and mixed-signal designs. The ideal candidate should have a BSEE/MSEE with 8-12 years of experience in verification, proficiency in SystemVerilog and C/C++, and a strong understanding of low-power battery-operated designs. Key responsibilities include developing test plans, automating test environments, and collaborating with design teams to resolve issues. This position offers opportunities for advanced project involvement in an innovative environment.
#J-18808-Ljbffr