π Local Job Near You
Senior Hardware Systems Design Engineer, Platforms Infrastructure
Google
π
Sunnyvale, United States
Location
Sunnyvale
Posted
June 06, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
Senior Hardware Systems Design Engineer, Platforms Infrastructure
_corporate_fare_ Google _place_ Sunnyvale, CA, USA
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelorβs degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience.
+ 4 years of experience working in a hardware design technical environment, or 3 years of experience with an advanced degree.
**Preferred qualifications:**
+ Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field.
+ 1 year of experience in technical leadership.
+ Experience with enterprise-class hardware systems design and data center engineering, server, storage, and networking products.
+ Experience with FPGA/CPLD design and interfacing with ...
_corporate_fare_ Google _place_ Sunnyvale, CA, USA
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelorβs degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience.
+ 4 years of experience working in a hardware design technical environment, or 3 years of experience with an advanced degree.
**Preferred qualifications:**
+ Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field.
+ 1 year of experience in technical leadership.
+ Experience with enterprise-class hardware systems design and data center engineering, server, storage, and networking products.
+ Experience with FPGA/CPLD design and interfacing with ...