Location
Bengaluru
Posted
June 03, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
About the job
Job Title: Senior Design Verification Engineer β IP/So C/Processor/GLS
Experience: 5 to 18 Years
Location: Bangalore
Company: ACL Digital
Job Type: Full-Time | Permanent
Domain: Semiconductor β Design Verification
Job Summary:
ACL is hiring experienced Design Verification Engineers with a strong background in IP and So C-level verification , along with specialization in one or more of the following areas: processor/microarchitecture verification , high-speed interfaces (e.g., PCIe, USB, DDR) , or GLS (Gate-Level Simulation) . This role involves ownership of verification strategy, planning, and execution in pre-silicon environments using industry-leading tools and methodologies.
Key Responsibilities:
Develop and execute detailed verification plans for IP blocks, subsystems, or So Cs.
Design and build System Verilog/UVM-based testbenches , scoreboards, monitors, and drivers.
Write and maintain directed and constrained-random test cases .<...
Job Title: Senior Design Verification Engineer β IP/So C/Processor/GLS
Experience: 5 to 18 Years
Location: Bangalore
Company: ACL Digital
Job Type: Full-Time | Permanent
Domain: Semiconductor β Design Verification
Job Summary:
ACL is hiring experienced Design Verification Engineers with a strong background in IP and So C-level verification , along with specialization in one or more of the following areas: processor/microarchitecture verification , high-speed interfaces (e.g., PCIe, USB, DDR) , or GLS (Gate-Level Simulation) . This role involves ownership of verification strategy, planning, and execution in pre-silicon environments using industry-leading tools and methodologies.
Key Responsibilities:
Develop and execute detailed verification plans for IP blocks, subsystems, or So Cs.
Design and build System Verilog/UVM-based testbenches , scoreboards, monitors, and drivers.
Write and maintain directed and constrained-random test cases .<...