📍 Local Job Near You
Senior Analog Design Engineer at Synopsys
Synopsys
📍
montreal (administrative region), Canada
Location
montreal (administrative region)
Posted
June 18, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
Lead the future of connectivity as a Senior Analog Design Engineer with Synopsys. Drive innovations in high-speed SERDES IP for cutting-edge technology applications.
You are an experienced engineer specializing in analog IC design with extensive expertise in high-speed SERDES. This role emphasizes your advanced skills in CMOS design, as well as your capability to collaborate with multidisciplinary teams. You will mentor junior team members and contribute significantly to innovative projects.
Key Responsibilities:
• Develop and specify SERDES transceiver architectures based on standards
• Design, simulate, and verify high-speed analog circuits
• Collaborate with teams to ensure quality and efficiency
• Present technical results to customers and industry groups
• Oversee physical layout addressing parasitics and reliability
Requirements:
• Ph.D. with 6+ years or M.Sc. with 8+ years in analog IC design
• Expertise in transistor-level CMOS design and SERDES
You are an experienced engineer specializing in analog IC design with extensive expertise in high-speed SERDES. This role emphasizes your advanced skills in CMOS design, as well as your capability to collaborate with multidisciplinary teams. You will mentor junior team members and contribute significantly to innovative projects.
Key Responsibilities:
• Develop and specify SERDES transceiver architectures based on standards
• Design, simulate, and verify high-speed analog circuits
• Collaborate with teams to ensure quality and efficiency
• Present technical results to customers and industry groups
• Oversee physical layout addressing parasitics and reliability
Requirements:
• Ph.D. with 6+ years or M.Sc. with 8+ years in analog IC design
• Expertise in transistor-level CMOS design and SERDES