Location
Austin
Posted
May 31, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
**Role Number:** 200659773-0157
**Summary**
Are you passionate about advancing the boundaries of RF analog circuit integration in advanced technology nodes for wireless transceivers? Do you thrive on innovation and improving RF layout methodologies? As an RFIC Layout Designer, you will be a key member of an RFIC team, tackling daily layout challenges, collaborating with skilled RFIC design and layout engineers, and continuously improving products that enrich user experiences worldwide.
**Description**
As an RFIC Layout Designer, you will work closely with the RFIC design team to layout and verify custom RF and analog IP in advanced CMOS technology nodes. In this role, you will perform detailed custom block layout including floorplanning, placement, routing, and verification for high-frequency RF circuits. You will verify and refine layouts through simulation to meet design requirements and diagnose sophisticated verification and PDK issues using Cadence and Cal...
**Summary**
Are you passionate about advancing the boundaries of RF analog circuit integration in advanced technology nodes for wireless transceivers? Do you thrive on innovation and improving RF layout methodologies? As an RFIC Layout Designer, you will be a key member of an RFIC team, tackling daily layout challenges, collaborating with skilled RFIC design and layout engineers, and continuously improving products that enrich user experiences worldwide.
**Description**
As an RFIC Layout Designer, you will work closely with the RFIC design team to layout and verify custom RF and analog IP in advanced CMOS technology nodes. In this role, you will perform detailed custom block layout including floorplanning, placement, routing, and verification for high-frequency RF circuits. You will verify and refine layouts through simulation to meet design requirements and diagnose sophisticated verification and PDK issues using Cadence and Cal...