A global semiconductor giant is seeking a Formal Verification Engineer to join their Cambridge team. The role involves developing formal verification strategies, collaborating with various teams to meet project goals, and debugging RTL artifacts. Ideal candidates will have experience with formal verification tools, proficiency in SystemVerilog Assertions, and strong communication skills. On-site work is required, and this is an excellent opportunity to contribute to innovative verification methodologies.
#J-18808-Ljbffr